Abstract-Similarity measure is a usual image processing algorithm, which is decisive for the quality of image registration. And Fast Normalized Cross Correlation(FNCC) is one of the most common similarity matching algorithm. However, it is computationally intensive and very timeconsuming which limits its application. This paper presents a hardware accelerating design of similarity measure algorithm using FNCC based on FPGA which is highly faster than DSP solution. The FPGA implementation is performed effectively according to formula deformation, optimized pipelining and parallel processing. And a new memory controller structure which supports mis-aligned access in different bit-width is designed. Compared to the implement on DSP which running at 300MHz, implement on FPGA which works at 100MHz improves the process speed more than an order of magnitude.
INTRODUCTION
Image registration is often necessary for integrating information taken from different sensors, finding identical geometries in images taken at different times or under different conditions. It is used to remove or suppress geometric distortions between the reference and sensed images, which are introduced due to different imaging conditions, and thus to bring images into geometric alignment [1] .
Similarity measure is one of the most important steps for image registration and it will decide how to determine registration transformation. It is commonly used in image matching by evaluating the degree of similarity (or dissimilarity) between two compared images. The algorithm firstly locate print region after coarse positioning, then match the gray-scale character image with template image one by one. Experiment verify that the algorithm have a highly recognition rate.
Similarity measure can be decisive for the quality of registration. And there are a lot of different, well-known similarity measure algorithms and FNCC is a reasonable choice [2, 3] . FNCC has been used extensively for many signal processing applications such as object recognition, face detection, motion analysis and industrial inspections. However, it is computationally intensive and very timeconsuming. The usual solution is implemented by programming on high-performance DSP. As the increased computational operand and real-time demand in some timecritical applications [4] , DSP solution can not satisfy the real-time application requirements. Hard software is a valid solution to improve its processing speed. This paper describes the hardware design of similarity measure algorithm using FNCC and implementation based on FPGA (Virtex5-XC5VSX240T). It improves the operating speed greatly by pipelining and parallel processing.
The rest of this paper is organized as follows. In section 2, FNCC algorithm and deformation is introduced. In section 3, the algorithm hardware design is described in detail. In section 4, a memory controller structure is presented emphatically. Section 5 is a test experiment of algorithm working, and summary is given in section 6. FNCC algorithm can be shown in Eq (1), S denotes the sensed image of size M×N, and T represents the template image of size m×n. FNCC gives a measure of the degree of similarity, which is correlation coefficient ρ between template image and sensed image by normalizing the image and feature vectors to unit length [5] . ρ(p,q) is the calculated correlation coefficient between the template image and the searched regions of sensed image at the integer pixel position (p,q). Thus, FNCC algorithm will yield (M-m+1)×(N-n+1) ρ. The values of ρ ranged between −1 (when the matching entities are inverses of each other) and 1 (when the matching entities are exactly the same). The biggest absolute value of ρ represents the best match, and (p,q) is the match point.
FNCC formula is deformed to adapt for hardware design. Firstly, through unwinding and simplifying the Eq (1), we can get Eq (2). (2) There are large amount of calculations in this equation, especially the division and square root operation, which both are very time-consuming and resource-consuming. Because the template image doesn't change during the whole FNCC calculation process, arithmetic about T calculate only once. To reduce the operands, we try to displace the division and square root operation from S operation to T operation. Thus, we can get the Eq (3). 
III. ALGORITHM HARDWARE DESIGN
The design structure of similarity measure algorithm using FNCC is shown in Figure 2 . When getting the request signal, FNCC algorithm gets started. In term of Eq (3), (Mm+1)×(N-n+1) ρ is calculated as the ergodic matching between template image and sensed image. And position of biggest absolute value ρ is the orientation of the best matching image. 

. Cumulative calculation adopts a 3-stage pipelining which is address computation, data read, and cumulative calculation, as shown in Figure 3 . Each matching process has to read m*n grayscale from template image and sensed image memories respectively and synchronously. We present an optimized memory controller structure which is introduced concretely below. With the help of this memory controller, we can read 4 mis-aligned grayscales in one clk. It improves the operation speed nearly 4 times. The processing speed of measure algorithm is critical to us. And we use two dividers and two sqrt(square root) extractors. An optimized state machine which is shown in Figure 5 is designed to execute the ρ calculation. There are six states in our FSM, and gray code is adopted for state coding. The work of each state is described below. It puts 4 8-bit memories together to composite control, which are mem0, mem1, mem2, mem3. Address is coding started from mem0, mem1, mem2 to mem3. As shown from figure 7, address 0 of mem0 is address 0 of our memory, and address 0 of mem1 is address 1 of our memory, and so on.
Data is written into the memory in this address mode. When reading, address decoding is accomplished compositely. Addr[1:0] is decoded to choose the 8-bit memory, and at the same time addr[N-1:2] points to the address of 8-bit memory. The address of the chosen 8-bit memory is the starting address, and the required data after it will be read. This memory controller helps to access 4 data at one cycle without think about data alignment. 4 channels of data process concurrently.
V. EXPERIMENT TEST AND RESULT ANALYSIS
We take two images to test our hardware accelerating design of FNCC similarity measure algorithm. As shown in Figure 7 , the size of sensed image is 80×80, and template image is intercepted from sensed image in coordinate (30,30), and its size is 40×40. Template image is compared with the sensed image in pixel-by-pixel basis, and the simulation waveform of similarity measure algorithm using FNCC is shown from The hardware design is implemented on FPGA, and Virtex5-XC5VSX240T is chosen as the program device. The frequency constrain is set at 100M. After timing optimization and implement successfully, we get the device utilization which is shown in table 1. Our accelerating hardware design of similarity measure algorithm using FNCC takes about 6.7ms to finish the image similarity matching of Figure 7 . We run the same similarity measure on the DSP(TI-TMS320C6416), which is working at 300M. And it costs about 71ms. Therefore, implement of our hardware design on FPGA improves the processing speed more than an order of magnitude compared to DSP.
VI. SUMMARY
Similarity measure algorithm can be decisive for the quality of registration. Due to its increased operand and realtime demand, hard software of the algorithm is very requisite. This paper presents a hardware accelerating design process of similarity measure algorithm using Fast Normalized Cross Correlation (FNCC). A new memory controller structure which supports mis-aligned access in different bit-width is designed to allow reading 4 data at cycle. And according to formula deformation and optimized pipelining and FSM design, similarity measure algorithm is performed effectively, and it works at 100M at Virtex5-XC5VSX240T. It improves the processing speed more than an order of magnitude compared to the implement on TMS320C6416, which is running at 300M.
